Intel hit critical mass enshitification. Their 13th and 14th gen chips have a near 100% failure rate. Thankfully China is already investing in RISC-V
this post was submitted on 27 Oct 2024
59 points (100.0% liked)
technology
23322 readers
215 users here now
On the road to fully automated luxury gay space communism.
Spreading Linux propaganda since 2020
- Ways to run Microsoft/Adobe and more on Linux
- The Ultimate FOSS Guide For Android
- Great libre software on Windows
- Hey you, the lib still using Chrome. Read this post!
Rules:
- 1. Obviously abide by the sitewide code of conduct. Bigotry will be met with an immediate ban
- 2. This community is about technology. Offtopic is permitted as long as it is kept in the comment sections
- 3. Although this is not /c/libre, FOSS related posting is tolerated, and even welcome in the case of effort posts
- 4. We believe technology should be liberating. As such, avoid promoting proprietary and/or bourgeois technology
- 5. Explanatory posts to correct the potential mistakes a comrade made in a post of their own are allowed, as long as they remain respectful
- 6. No crypto (Bitcoin, NFT, etc.) speculation, unless it is purely informative and not too cringe
- 7. Absolutely no tech bro shit. If you have a good opinion of Silicon Valley billionaires please manifest yourself so we can ban you.
founded 4 years ago
MODERATORS
Also worth noting that CISC is basically legacy tech at this point. Apple showed with M series chips that you can parallelize RISC a lot more efficiently. Since all the instructions are the same length, you can just load up batches of instructions and then evaluate any independent instructions in parallel. Macs now blow x86 based architecture out of the water both in performance and battery life. And exactly same thing can be done with RISC-V based chips as well, so Chinese companies can start out with a much better architecture out of the gate.